REGISTRATION AND CERTIFICATION

- Maximum seats: 25 (selection based on merit and first come, first serve basis)
- No Registration Fee
- Online registration form link: https://forms.gle/UQPYozbLewMfyuf8

- Please fill the above Google form with the requested details and upload the scanned copies of the certificate, resume, and declaration form along with NOC (from the Project supervisor/HoD/Head of the institution) by 30th November 2023.

- The applications will be screened, and the candidates will be selected on merit. The selection committee’s decision will be final in the selection of candidates.

- The selected candidates will be informed by email on or before 04th December 2023.

- The selected candidates will have to acknowledge participating in the workshop through return email (on or before 11th December 2023), failing which the waitlisted candidates may be called to attend the workshop.

- Certificates will be provided to the participants after the successful completion of the workshop.

- Selected participants will be accommodated in Institute guest house/hostel rooms (if available) with catering facilities under the funds approved by SERB (as per norms).

- The participating students will be eligible for TA reimbursement for their journey to the host institute from their home town/home institute, both ways, as per the GoI norms.

IMPORTANT DATES

Last date of registration: 30/11/2023
List of selected students: 04/12/2023
Last date to accept the offer: 11/12/2023

Participants: Eligibility Criteria

1. Only regular PG level (i.e., Masters or Ph.D.) students pursuing their degree from AICTE approved Institution within India are eligible to apply.

2. Relevant areas of specialization include (but are not limited to): Embedded Systems, VLSI based system design, On-Chip Networks, FPGA Implementation.

3. The applicants should produce a declaration form and a "No Objection Certificate (NOC)" from the Supervisor/Head of the Department/Institute, allowing their student to undergo training in the workshop if selected.

CHIEF PATRON

Dr. G. Aghila
Director, NIT Tiruchirappalli

CHAIRMAN

Dr. M. Bhaskar, HoD
Department of ECE, NIT Tiruchirappalli

ADDRESS FOR CORRESPONDENCE

Dr. Srinivasulu Jogi.
Assistant Professor, ECE
National Institute of Technology Tiruchirappalli
Tiruchirappalli, Tamil Nadu- 620015
Email: srinivasulu@nitt.edu
Contact Number: +91- 9491312324

Further details:
Contact: Mr. K. Kannaiah (+91-8790231800)
Mr. N. Rambabu (+91-9573197844)
Mr. A Gangaraju (+91-9963540992)
Mr. P Sai Prakash (+91-9398899814)
Mr. K Sai Krishna (+91-9154978428)

SERB Sponsored

One Week High-End Workshop on
System on chip Design and FPGA Programming using Verilog
[Physical Mode]
(18th to 24th December 2023)

EVENT ORGANIZERS
Dr. Srinivasulu Jogi, Assistant Professor
Dr. B. Naresh Kumar Reddy, Assistant Professor

Organized by:
Department of Electronics and Communication Engineering,
National Institute of Technology Tiruchirappalli, Tiruchirappalli, Tamilnadu-620015.
About the Institute

National Institute of Technology (formerly known as Regional Engineering College) Tiruchirappalli is one among the premier Institutions of India and is well known for its high standards in teaching and research. It offers 10 undergraduate and 23 postgraduate programs in disciplines spanning engineering, science, architecture, and management. It has been declared as an Institute of National Importance by the Government of India under NIT Act. NIT Tiruchirappalli retained its No. 1 position among all NITs, 6th year in a row in the “India Rankings 2021” released by NIRF. The Institute has signed MoUs with various Industries and Institutions both in India as well as in abroad to promote collaborative research and consultancy.

About the Department

The Electronics and Communication Engineering (ECE) Department was established in the year 1968. The department offers Undergraduate (UG), Postgraduate (PG), M.S. (By Research) and Ph.D., degree programs that provide students with the knowledge and tools they need to succeed in the Electronics and Communication Engineering. Research in the department focuses on high-impact various disciplines: Communication systems, Wireless networks, Signal and Image Processing, RF MEMS and MIC, Microwave antennas, Optical communication and Photonics, VLSI technologies. Many of our Ph.D. graduates have taken up faculty positions in other NITs and IITs.

About the Karyashala Scheme

KARYASHALA is a program offered by the Science and Engineering Research Board (SERB), Government of India, via Accelerate Vigyan scheme to boost Research & Development in the country by enabling and grooming potential PG level students (masters and Ph.D. students) by developing dedicated research skills in selected areas/disciplines through high-end workshops. This program aims to provide opportunities to acquire specialized research skills.

About the Workshop

The System-on-Chip Design and FPGA Programming using Verilog workshop is an immersive learning experience that equips participants with the essential knowledge and skills to design complex digital systems. Through a combination of theoretical lectures and hands-on exercises, this workshop begins with an overview of SoC design, where participants gain a clear understanding of what an SoC is and its distinguishing features compared to other design approaches. They delve into the components and modules typically found in an SoC.

Objectives of the Workshop:

a. To understand SoC Design with clear understanding of what a System-on-Chip is and how it differs from other design approaches.

b. To learn about the overall architecture of a System-on-Chip and the different stages involved in its design flow.

c. To understand the basics of Field-Programmable Gate Arrays (FPGAs) and their role in implementing digital designs.

d. To learn how to use Verilog to design and program FPGAs.

Course Contents:

- Introduction to System-on-Chip Design
- Introduction to Verilog hardware description language
- SoC Architecture and Design Flow
- Introduction to Field-Programmable Gate Arrays (FPGAs)
- Verilog Programming for FPGA Implementation
- FPGA Implementation and Verification
- Performance Optimization in SoC Designs and FPGA Implementations

Resource Persons

Subject experts from prestigious academic institutions (like IITs, NITs, etc.), R&D organizations, and industries will deliver the workshop contents. The coordinators and student volunteers will mentor the hands-on sessions.
One Week High-End Workshop on
System on Chip design and FPGA Programming using Verilog
[Physical Mode]

DECLARATION FORM

1. Name (In Block Letters): ………………………………………………………………………………………………………

2. Date of birth: ………………………………………..Gender: ………………………………………………………………

3. Category (M.Tech/M.E/M.S./Ph.D. student): ……………………………………………………………………………………

4. Institution: ……………………………………………………………………………………………………………………………

5. Department: ……………………………………………………………………………………………………………………………

6. Mobile: ……………………………………………………………………………………………………………………………………….

7. e-mail: ………………………………………………………………………………………………………………………………………

8. Specialization: ……………………………………………………………………………………………………………………………

9. Accommodation is required (Yes/No)…………………………………………………………………………………………

10. Official Address: ………………………………………………………………………………………………………………………

………………………………………………………………………………………………………………………………………

Declaration: The information provided is true to the best of my knowledge. If selected, I agree to abide by the rules and regulations of the program and shall attend the course for the entire duration.

Name & Signature of the candidate

No Objection Certificate (NOC) from Project Supervisor/HoD/Head of Institution

I hereby certify that Mr./Ms. ……………………………………………………… is a ……………………… (M.Tech/M.E/PhD) student of ………………………………………
………………………………………………………………………………………………………………………………………
I have no objection to him/her undergoing a high-end workshop (if selected) on “System on Chip design and FPGA Programming using Verilog” at the National Institute of Technology Tiruchirappalli, Tamil Nadu, from 18th to 24th December 2023.

Place: ………………………………………………………………………………………………………………………………………

Name & Signature of Project Supervisor/HoD/Head of Institution

Date: ………………………………………………………………………………………………………………………………………

(Department/Institute Seal)