





GLOBAL INITIATIVE OF ACADEMIC NETWORKS

DECEMBER 14TH 2020 TO DECEMBER 18TH 2020

Deep Learning Processor Architecture

Overview

Deep Neural Networks (DNNs) are widely used for many AI applications including computer vision, speech recognition, robotics, etc. While DNNs deliver state-of-the-art accuracy on many AI tasks, it comes at the cost of high computational complexity. Accordingly, designing efficient hardware architectures for deep neural networks is an important step towards enabling the wide deployment of DNNs in AI systems. Deep learning consists of deep networks of varying topologies. Neural networks have been around for quite a while, but the development of numerous layers of networks (each providing some function, such as feature extraction) made them more practical to use. Adding layers means more interconnections and weights between and within the layers. This is where GPUs benefit deep learning, making it possible to train and execute these deep networks (where conventional processors are not as efficient). A deep learning accelerator core providing high compute efficiency and utilization will be discussed which can achieve performance and area efficiency. This core can be a practical building block for System on Chip (SOC) to enable a broad range of AI hardware systems.

Course participants will learn various pertaining topics through lectures and hands-on experiments. Also case studies showing Industrial/research use and assignments will be shared to stimulate research motivation of participants.

Modules	Deep Learning Overview: December 14th 2020
	Deep Learning Processor – FPGA: December 15 th 2020
	Deep Learning Processor – ASIC: December 16 th 2020
	Software and Hardware Co-Design – Compression: December 17 th 2020
	Deep Learning Processor Evaluation and Summary: December 18 th 2020 Number of participants for the course will be limited to FIFTY
You Should	 you are an electronics engineer or research scientist interested in designing deep learning processor architecture for image exploration. you are a professional engineer willing to enhance the knowledge, on
Attend If	hardware and software co-design for deep learning processor.
	 you are a student or faculty from academic institution interested in learning how to implement deep learning processor architecture on FPGA and ASIC.
	The participation fees for taking the course is as follows:
Fees	Participants from abroad: US \$500
1663	Industry/ Research Organizations: Rs. 10,000/-
	Academic Institutions Faculty: Rs. 3,000/-
	Students and Research Scholars: Rs. 2,500/-
	The above fee includes all instructional materials, computer use for tutorials and assignments, laboratory equipment usage, and internet facility. The participants
	will be provided accommodation on payment basis.

The Faculty



Seok-Bum Ko is currently a Professor at the Department of Electrical and Computer Engineering and the Division of Biomedical Engineering,

University of Saskatchewan, Canada. He got his PhD degree from the University of Rhode Island, USA in 2002. His re-search interests include computer architecture/arithmetic, efficient hardware implementation of compute-intensive applications, deep learning processor architecture and bio medical engineering. He is a senior member of IEEE circuits and systems society and associate editors of IEEE TCASI and IEEE Access.



Dr.S.Deivalakshmi currently an Assistant Professor of Department of Electronics and Communication Engineering, National Institute of

Technology, Tiruchirappalli, India. Her research interests include deep networks for various image-processing applications that include image super-resolution, denoising, dehazing, deraining and segmentation.



Dr.R.Pandeeswari currently an Associate Professor in the Department of Electronics and Communication Engineering, National Institute of

Technology, Tiruchirappalli. Her research interests include Metamaterial Inspired Antennas, Deep learning techniques for 5G antennas.

Course Co-ordinators

Dr. S. Deivalakshmi
Assistant professor
Department of Electronics and
Communication Engineering,
National Institute of Technology,
Tiruchirappalli.

Phone: 0431-2503321 E-mail: <u>deiva@nitt.edu</u>

Dr.R.Pandeeswari
Associate Professor
Department of Electronics and
Communication Engineering,
National Institute of Technology,
Tiruchirappalli.

Phone: 0431-2503318 E-mail: rpands@nitt.edu

For queries please contact

E-mail: giandl2021@gmail.com

http://www.gian.iitkgp.ac.in/GREGN