Curriculum Vitae

Brief Profile:



- Guided the projects which won first and second prize in Altera Embedded design contest in two consecutive years in 2006 and 2007.
- Awarded the best tutor award in 2007 by Altera
- Work done by me and my Ph.D. scholar G.Lakshminarayanan was awarded Indian patent.
- Executed 13 projects on VLSI (Funding in Rs. lakhs 365) as PI . 3 projects as CI (Funding in Rs. lakhs 110)
- Published 30 papers in journals and 75 papers in national/international conferences
- Authored two books
- Fabricated 4 integrated circuits
- New laboratories set up during my tenure as HOD of ECE(Electronics lab, Wireless Lab, Digital lab, Embedded system lab & VLSI lab)
- MIS for the institute was procured under my coordination. Training for all the staff was organized. The Service registers of all the staff were entered in MIS. Upgraded the features as per the user requirements.
- Set up the new labs on Atom processors and Programmable system on chip
- Guided 15 Ph.D students (8 completed + 7 ongoing) + 4 MS and 100 M.Tech thesis works
- New experiments introduced in Analog IC laboratory, Embedded system laboratory and Electronic CAD labs
- Organized workshops for the benefit of students and staff every year
- Offered internships to about 10 students every year during summer vacation.
- As nodal officer for NMEICT- NKN project, coordinated the setting up of the Virtual class room at NIT, Trichy
- As a coordinator of the Special manpower development programme for VLSI, received CAD tools worth Rs.50 lakhs and running expense of Rs.50 lakhs was sanctioned to NITT and was fully utilized
- Mentored and counseled the staff and students of ECE
- Interacted actively with alumni and arranged guest lectures at NITT periodically
- Solar powered water heaters and street lights were procured and installed by me during 2006-2009
- Prepared the Vision document on Smart campus Ventures for NIT, Trichy
- Collaborated with foreign universities such as university of Toledo, State University of Newyork, Georgia Tech for research and curriculum development
- Actively participated in syllabus revision for our department.
- Introduced and taught the upcoming topics in the syllabus: This includes software defined radio, Electronic packaging

- Proposed and set up the community Radio Stations
- Set up 11 Virtual Class rooms and popularized the ICT based tools for education
- Steps for live video recording of Lectures are taken and about 5 courses are stored in the server
- Procured, installed and maintained Virtual conference equipments worth 1.3 Crores under TEQIP and Rs.40 lakhs under the NKN project
- As Nodal coordinator for Visvesvariya PhD scheme, got sanction for 34 PhD with enhanced stipend
- As Dean (R&C), took the initiative to create Research Management Fund to encourage the faculty pursuing sponsored projects
- As the convener of Teaching learning Centre organized programmes to create awareness of the tools for technology enabled learning
- 1. Name:
- 2. Designation:
- 3. Office Address:
- 4. Telephone (Direct) (Optional):
 Telephone : Extn (Optional):
 Mobile (Optional): 9486001123
- 5. Email (Primary):bvenki@nitt.edu
- 6. Field(s) of Specialization:
- 7. Employment Profile

Dr.B.Venkataramani Professor(HAG) Professor(HAG), Department of ECE, NIT Tiruchirappalli Tamil Nadu-620015 0431-2503303

Email (Secondary) :bvenkii@gmail.com Electronics and Communication

Employer	Job Title	From	То
National Institute of Technology, Tiruchirappalli	Professor (HAG)	27.4. 2012	till date
National Institute of Technology, Tiruchirappalli	Professor	1.7.2005	26.4.2012
Regional Engg. College, Tiruchirappalli	Asst. Professor	25.7.1996	30.6.2005
Regional Engg. College, Tiruchirappalli	Lecturer	22.5.1987	24.7.1996
Indian Inst. Of Technology, Kanpur	Research Engineer	Aug 1984	April 1987
Bharat Electronics Ltd., Bangalore	Deputy Engineer	Aug 1979	July 1982

8. Academic Qualifications (From Highest Degree to High School):

Examination	Board / University	Year	Division/ Grade	Subjects
Ph.D	IIT,Kanpur	1996	9.5	Queueing Analysis of a Non- preemptive MMPP/D/1/K Priority System for Applications in ATM Networks
M.Tech.	IIT,Kanpur	1984	9.75	Electrical Engineering
B.E. (Hons.)	Regional Engg. College Tiruchirappalli	1979	76.3	Electronics and communication

9. Academic/Administrative Responsibilities within the University

Position	Faculty/Department/Centre/Institution	From	То
Convener	Community Radio Station NITT FM 90.8	Nov 2016	Till date
Convener	Teaching Learning Centre	Sep-2015	Till date
Nodal Officer	GIAN	Sep-2015	Till date
Dean	Research & Consultancy	Sep-2012	Sept-2015
Nodal officer	NKN-NMEICT	March -2011	Till date
MIS coordinator		Dec-2007	Feb- 2011
HOD	Computer Support Group	October-1997	May-2000
HOD	Department of ECE	Dec 2007	Feb 2011
Faculty	REC,Trichy	May-1987	Till date

10. Academic/Administrative Responsibilities outside the University

Position	Institution	From	То

11. Awards, Associateships etc.

Year of Award	Name of the Award	Awarding Organization
2011	Indian Patent No. 220117	Indian Patent Office
2007	Best Tutor Award	Altera Corporation, USA

12. Fellowships

Year of Award	Name of the Fellowship	Awarding Organization	From (Month/Year)	To (Month/Year)

13. Details of Academic Work

(i) Curriculum Development

I proposed the M.Tech course on VLSI system in 1999 along with Prof. P. Somaskandan. Since then I have been modifying the syllabus in tune with the changes in the technology

(ii) Courses taught at Postgraduate and Undergraduate levels

UG	PG
1. VLSI Systems (UG)	1. DSP Structures for VLSI
2. Digital Systems (UG)	2. FPGA based system design
3. Analog Integrated Circuits (UG)	3. Application Specific Integrated Circuits
4. Satellite Communication(UG)	4. Advanced Computer Networks
5. Computer Networks (UG)	5. Detection & estimation
6. Microprocessors (UG)	6. Electronic packaging
7. Network theory (UG)	7.Analog IC design

(iii)Projects guided at Postgraduate level

About 5 projects are guided each year during the last 20 years

(iv)Other contribution(s)

Videos of the lectures delivered for the subjects VLSI systems and Analog Integrated circuits are recorded and put in the intranet for use by the students

14. Details of Major R&D Projects

Title of Project	Funding Agency	Dura	ation	Status
The of Project	Funding Agency	From	То	Ongoing/ Completed
Telematics	AICTE, New Delhi	1995	1997	Completed
Laboratory				
Digital library	AICTE, New Delhi	1998	2000	Completed
Setting up VLSI	MHRD, New Delhi	2000	2002	Completed
laboratory				
Design & Analysis	Ministry of	2001	2003	Completed
of FPGA based	Information			
wavepipelined	Technology, New			
structures for DSP	Delhi			

applications				
Design of FPGA	LRDE, Ministry of	2003	2004	Completed
based polyphase	Defence, Bangalore			
coded waveform				
generator				
SOC based target	DST, New Delhi	2005	2007	Completed
recognition system				-
Optimization	DST, New Delhi	2006	2009	Completed
techniques for the				-
FPGA				
implementation of				
software defined				
Radio				
Development of	IGCAR, Kalpakkam	2009	2011	Completed
signal processing				-
systems for core				
temperature				
measurement				
Embedded system	Intel, Bangalore	2011	2012	Completed
development using				-
Intel atom 56XX				
processor				
Special Manpower	Dept of Electronics &	2006	2011	Completed
Development	IT (Deity), New			-
programme for VLSI	Delhi			
(SMDP-II)				
Design and	Deity, New Delhi	2012	2015	Completed
implementation of				
Low power analog				
front end modules				
for wireless sensor				
networks				
Design &		2015	2017	Ongoing
implementation of	Broadcomm			
baseband modules	Foundation, USA			
for wireless sensor networks				
		2015	2020	Ongoing
C2SD/ SMDP-III	Deity, New Delhi	2010	2020	0.1.5011.5
Design and	Deity, New Delhi	2008	2011	Completed

Implementation of MB-OFDM UWB Transceiver Modules				
using Asynchronous				
Pipelining				
Low complexity		2012	2014	Completed
Energy efficient				
Transceivers for	UKEIRI			
Cognitive Radio				
System				
Setting up Wireless	FIST, DST	2012	2017	Ongoing
System Design lab.	FIST, DST			

15. Number of PhDs guided

Name of the PhD	Title of PhD Thesis	Role(Supervisor/	Year of
Scholar		Co-Supervisor)	Award
G.Lakshminarayanan	Design and Analysis of FPGA based wavepipelined and pipelined structures for digital signal processing applications	Supervisor	2005
G.Seetharaman	Design & Analysis of Automation techniques for the Implementation of Wave- pipelined circuits on FPGA	Supervisor	2007
V.Amudha	Study and Evaluation of different Architectures for System on Chip Implementation of Isolated Digit Recognition System	Supervisor	2008
S.Ramasamy	Design and analysis of low power programmable OTA-C filters	Supervisor	2009
B.Malarkodi	Performance analysis of Adhoc networks	Supervisor	2011
J.Manikandan	SVM based speech recognition system	Supervisor	2012
M.Bhaskar	High speed interconnects	Supervisor	2015
S.Kumaravel	VLSI Implementation of data converters	Supervisor	2015
R. Raja	Low power Architectures for LNAs and Mixers	Supervisor	Ongoing
R. Sanjay	VLSI architectures for Frequency synthesizers	Supervisor	Ongoing
R. Greeshma	Low power Architectures for ADC / DAC	Supervisor	Ongoing
R.K. Kavitha	Design of high speed asynchronous circuits	Supervisor	Ongoing
R. Thilagavathy	Optimisation techniques for biomedical ICs	Supervisor	Ongoing
Hari Kishore	Testability for RF Front-end Modules	Supervisor	Ongoing
Senthil Rajan	Design of Low power VLSI circuits using Fuzzy logic and game theory	Supervisor	Ongoing

16. Participation in Workshops/ Symposia/ Conferences/ Colloquia	/Seminars/ Schools etc. (mentioning
the role)	

Conferences attended

			Place	
SI. No.	Name of the organizer	Type of conference		Duration
1	International Teletraffic Congress	International	Bangalore	15-19 Nov 1993
2	I.I.T. Bombay	National (NCC-96)	Bombay	16-19 Feb 1996
3	I.I.T. Madras	National (NCC-97)	Madras	Jan 31- Feb 2 '97
4	IEEE Region 10, Malaysia Chapter	International	Kualalumpur, Malaysia	Sep 24-27, 2000
5	Thiagarajar College of Engg.	National	Madurai	14-16 Feb 2002
	Madurai			
6	P.S.G. College of Technology,	National	Coimbatore	21-22 Feb 2003
	Coimbatore			
7	IEEE Region 10, Bangalore Chapter	International	Bangalore	15-17 Oct 2003
8	Intel	Asia Academic	Kualalumpur, Malaysia	Nov 10-12, 2006
		forum 2007		
9	IEEE	International	Singapore	Nov 11-15, 2014
9	Intel	Asia Academic	New Delhi	Dec 2015
		forum 2015		
10	IEEE	International	Bangalore	Dec 2015

17. Workshops/ Symposia/ Conferences/ Colloquia/Seminars Organized (as Chairman/ Organizing Secretary/ Convenor / Co-Convenor)

Title of Activity	Level of Event (International/ National/ Local)	Date (s)	Role	Venue

18. Invited Talks delivered

Торіс	Date	Inviting Organization		

19. Membership of Learned Societies

Type of Membership (Ordinary Member/	Organization	Membership No. with date
Honorary Member / Life Member)		
Life Member	IETE	F169675
Member	IEEE	93237014 2015

20. Academic Foreign Visits

Country	Duration of Visit	Programme
USA	June 1- 28, 2010	Visit to California State University, Northridge
USA	March 15-22, 2011	Interaction with US universities
USA	April 1-14, 2014	Visit to Georgia University, USA
Malaysia	Nov 11-14, 2000	Presentation of paper in Conference
Malaysia	Nov 10-12, 2006	Intel Asia Academic forum
Singapore	Nov 11-15, 2014	Presentation of paper in Conference

21. Publications

(A) <u>Refereed Research Journals</u>:

Author(s)	Title of Paper	Journal	Volume (No.)	Page numbers	Year	Impact Factor of the Journal (Optional)
R. Raja, Ramesh Theegala, and B. Venkataramani	A class-E power amplifier with high efficiency and high power-gain for wireless sensor network	Springer - Microsystem Technologies	2		July 2016	
S. Kumaravel, Anand Kukde, B. Venkataramani, R. Raja	A high linearity and high gain Folded Cascode LNA for narrowband receiver applications	Microelectronics Journal	54	101-108	August 2016	
S. Kumaravel and B. Venkataramani	A Current Steering Positive Feedback Improved Recycling Folded Cascode OTA	World Academy of Science, Engineering and Technology (WASET), International Journal of Electrical, Electronic Science and Engineering	8	544-551	544-551 April 2014	
Bhaskar. M, Srinivas	Dynamic Self	WSEAS	13	117-128	2014	

			1			
Gantasala, and	controllable	Transactions on				
Venkataramani	Surfing for	Circuits and				
	Differential on-	Systems				
	chip wavepipelined					
	serial interconnect					
Bhaskar. M and	Differential	Journal of Low	10		June 2014	
Venkataramani. B	voltage mode	Power				
	transceiver for on-	Electronics,				
	chip global	American				
	interconnects	Scientific				
		Publishers				
Bhaskar. M, Srinivas	Bidirectional	Microsystems			2015	
Gantasala and	differential on-chip	Technologies,				
Venkataramai. B	wave-pipelined	Springer				
	serial inteconnect					
	with surfing					
S. Kumaravel, K. N.	A Power Efficient	Journal of Low	9	501-509	Dec 2013	
Bharadwaj Tirumala,	Low Noise	Power Electronics				
B. Venkataramani,	Preamplifier for					
and R. Raja	Biomedical					
	Applications					
M. Bhaskar, A.	Design of a novel	Journal of	37	649–660	August-October	
Jaswanth, B.	differential on-chip	Microprocessors			2013	
Venkataramani	wave-pipelined	and				
	serial interconnect	Microsystems,				
	with surfing	Elsevier				
Bhaskar. M and	Transceiver for	International	8	155-162	March 2013	
Venkataramani. B	Differential Wave	Journal of				
	Pipe-Lined Serial	Electrical,				
	Interconnect with	Electronic				
	Surfing	Science and				
		Engineering				
J.Manikandan and	System-on-	Springer	4	347-363	August 2013	

B.Venkataramani	programmable- chip implementation of diminishing learning based pattern recognition system	International Journal of Machine Learning and Cybernetics				
Manikandan, J. and B.Venkataramani	Evaluation of Multi-class SVM Classifiers using Optimum threshold based Pruning Technique	IET Signal Processing	5	506-513	August 2011	
S. Ramasamy , B. Venkataramani	A Low Power Reconfigurable Analog Baseband Block for Software Defined Radio	Journal of signal processing system, Springer, USA	6	131–144	2011	
S. Ramasamy , B. Venkataramani	A Low Power Reconfigurable Analog Baseband Block for Software Defined Radio	Journal of signal processing system, Springer, USA	6	131-144	2011	
Manikandan, J. and B.Venkataramani	Design of a Real Time Automatic Speech Recognition System using modified one against all SVM Classifier	Elsevier Microprocessors and Microsystems	35	568-578	Aug 2011	
J. Manikandan, B. Venkataramani	Study and Evaluation of a	Elsevier journal on	73	10-12	June 2010	

B.Malarkodi,	Multi-class SVM Classifier using Diminishing Learning Technique A Battery Power	Neurocomputing	2		September 2010	
B.Prasana and B.Venkataramani	Scheduling Policy with Hardware Support In Mobile Devices	journal on applications of graph theory in wireless ad hoc networks and sensor networks				
B. Malarkodi, S. K. Riyaz Hussain, and B. Venkataramani	Venkataramani, "Performance Evaluation of AOMDV-PAMAC Protocols for Ad Hoc Networks	WSAET	62	539-542	Feb 2010	
B.Malarkodi, B.Venkataramani	Protocols for increasing the lifetime of nodes of ad hoc wireless networks	International Journal on communication technology" IJCT.Volume	1	7-16	June 2009	
G. Seetharaman, B.Venkataramani	Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits	ACM Transactions on Reconfigurable Technology and Systems	2	1-19	June 2009	
V Amudha and B. Venkataramani	System on programmable chip implementation of neural network- based isolated digit	International Journal of Electronics	96	153-163	Feb 2009	

	•,•					[
	recognition system					
S. Ramasamy, B.	A low power	Int. J. Information	2	94-107	2009	
Venkataramani* and	CMOS voltage	and				
Р.	reference circuit	Communication				
Meenatchisundaram	with sub threshold	Technology				
	MOSFETs					
V. Amudha,	Software/Hardware	Journal Of	4	154-159	February 2009	
B.Venkataramani, R.	Co-Design of	Computers				
Vinoth kumar and S.	HMM Based					
Ravishankar	Isolated Digit					
	Recognition					
	System					
G. Seetharaman, B.Venkataramani and G.Lakshminarayanan	1. Design and FPGA implementation of self-tuned wave pipeline filters with Distributed Arithmetic 2008	AlgorithmCircuits Syst Signal Process, Birkhäuser Boston		261–276	2008	
G. Seetharaman, B.	Automation	Journal on Real	3	217-229	2008	
Venkataramani and	techniques for	time image				
G. Lakshminarayanan	implementation of	processing,				
	hybrid wave-	Springer Verlag				
	pipelined 2D DWT	,USA				
G. Seetharaman, B.	Hybrid wave-	VLSI design,		18	2008	
Venkataramani and	pipelined 2D DWT	Hindawii journal				
G. Lakshminarayanan	using lifting					
	Scheme,"					
G.Seetharaman,	Design and FPGA	Transaction of	52	281-286	July-August 2006	
B.Venkataramani and	implementation of	IETE journal of				

G.Lakshminarayanan,	self tuned wave	research				
	pipeline filters					
B.Malarkodi,	Performance	WSEAS	5	107-114	January 2006	
B.Venkataramani and	evaluation of	Transactions on			5	
X.T. Pradeep	AODV protocol	Communications				
	with black list					
	table for					
	prevention of					
	Denial of service					
	attacks in wireless					
	Ad hoc networks					
V. Amudha, B.	Design and system	WSEAS	4	1292-1299	October 2005	
Venkataramani and	on chip	transactions on				
G.Seetharaman	implementation of	Circuits &				
	image encoders	Systems				
G. Seetharaman, B.	Design and FPGA	WSEAS	4	1284-1291	October 2005	
Venkataramani and	implementation of	transactions on				
G. Lakshminarayanan	wave pipelined	Circuits &				
	lifting scheme for	Systems				
	two level 2D-DWT					
G.	Optimization	IEEE	13	783-793	July 2005	
Lakshminarayanan,	techniques for	Transactions on				
B. Venkataramani	FPGA based wave-	Very Large Scale				
	pipelined DSP	Integration				
	blocks	(VLSI) Systems				
B. Venkataramani,	Queueing analysis	Computer	20	999-1018	1997	
Sanjay K. Bose, K.R.	of a non-	Communications				
Srivathsan	preemptive					
	MMPP/D/1					
	priority system					

B) <u>Conferences/Workshops/Symposia</u> Proceedings

Author(s)	Title of Abstract/ Paper	Title of the Proceedings	Page numbers	Conference Theme	Venue	Year
R.Raja, Anand A. kukde, and B.Venkataramani	Design of Low Power Receiver Front-end for IEEE 802.15.14 Wireless Standard	4th International Conference on Computing, Communication and Sensor Network (CCSN2015),	10-15	Computing, Communication and Sensor Network		December 2015
R.Raja, Ramesh Theegala, B.Venkataramani	Design of Two-Stage Class-E Power Amplifier for ISM- Band Applications	2nd International Conference on Microelectronics, Circuits and Systems (Micro2015)	10-15	Microelectronics, Circuits and Systems		July 2015
R.Raja, Ramesh Theegala, B.Venkataramani	Design of Fully Differential Low- Power Merged LNA- Mixer for WSNs	2nd International Conference on Microelectronics, Circuits and Systems (Micro2015)	25-30	Microelectronics, Circuits and Systems		July 2015
Malathi. D, Greeshma. R, Sanjay. R, Venkataramani. B	A 4 bit medium speed flash ADC using inverter based comparator in 0.18µm CMOS	In Proceedings of 19th IEEE International Symposium on VLSI Design and Test (VDAT)	15	International Symposium on VLSI Design and Test		June, 2015
Malathi. D, Sanjay. R, Greeshma. R,	A 4 bit low power process tolerant flash ADC in 0.18µm	3rd IEEE International Conference on	1-5	IEEE International Conference on Signal Processing, Communication and Networking (ICSCN)		March 2015

Venkataramani.	CMOS	Signal Processing,			
В		Communication			
		and Networking			
		(ICSCN)			
Kalra. P, Kukde.	CORDIC based BPSK	Proceedings of	335-339	Computer and Communication	Sep. 2014
А,	modulator	IEEE International		Technology	
Venkataramani.		Conference on			
В		Computer and			
		Communication			
		Technology			
Kalua D	CORDIC based	(ICCCT)	1500	A deserves in European and	M1.
Kalra, P,	Universal Modulator	Recent Advances	1,5,6-8	Advances in Engineering and	March 2014
Vemishetty N, Venkatramani, B	Universal wiodulator	in Engineering and Computational		Computational Sciences	2014
venkauaniani, D		Sciences (RAECS-			
		2014)			
Bhaskar.M,	Dynamic Self	1st International		Microelectronics, Circuits and	July 2014
Srinivas	controllable Surfing	conference on		Systems	<i>vary</i> 2 011
Gantasala and	for Differential on-	Microelectronics,			
Venkataramani.B	chip wave-pipelined	Circuits and			
	serial interconnect	Systems (MICRO-			
		2014)			
Kukde. A. A,	A low power folded	In Proceedings of	193-198	International Conference on	Sep. 2014
Kumaravel. S,	cascade low noise	IEEE International		Computer and Communication	
Venkataramani.	amplifier for multi	Conference on		Technology	
В	standard wireless	Computer and			
	applications	Communication			
		Technology			
T T 1 1 1 1		(ICCCT)	1011		
Kukde. A. A,	A high linearity folded	A high linearity	1344-	International Conference on Circuit,	March,
Kumaravel. S,	cascode Low Noise	folded cascode Low Noise	1348	Power and Computing Technologies	2014
Venkataramani. B	Amplifier for wireless receivers	Amplifier for			
D	166617618	Amplifier 101			

		wireless receivers In Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies (ICCPCT)				
J. Manikandan, V.K.Agrawal and B.Venkataramani	Design of a Biometric Security System using Support Vector Machine Classifier	Int. Springer Conf. on Advanced Computing, Networking and Informatics	12-14	Conf. on Advanced Computing, Networking and Informatics	Raipur	June 2013
Naresh V., B.Venkataramani , Abhishek K and J.Manikandan	PSoC based Isolated Speech Recognition System	IEEE Int. Conf. on Communication and Signal Processing, ICCSP 13	693 - 697	Communication and Signal Processing		April 2013
J.Manikandan and B.Venkataramani	Hardware implementation of Voice operated robot using Support Vector Machine Classifier	IEEE Int. Conf. on Advanced Computing	13-15	Advanced Computing	Chennai	Dec 2012
Bhaskar.M, Prasannakumar. D and Venkataramani.B	Design of Differential voltage mode Transmitter for On- chip serial link based on Method of Logical Effort	IEEE-ICCCNT			Coimbatore	July 2012

Bhaskar, M.;	Design and	Proceedings of	232 -	Advances in intelligent	2011
Parthiban, D.;	implementation of	IEEE conference	235	communication systems	
Venkataramani,	surfing scheme to	RAICS 2011			
В	wave pipelined				
	differential serial				
	interconnect				
Bhaskar, M.;	A low power, low	Proceedings of	295 -	Advances in intelligent	2011
Sridevi, D.;	latency tunable Quasi-	IEEE conference	298	communication systems	
Venkataramani,	resonant interconnect	RAICS 2011			
В	using active inductor				
Karutharaja, V;	Synchronization of on-	Proceedings of	213 -	Signal Processing,	2011
Bhaskar, M.;	chip serial	IEEE conference	216	Communication, Computing and	
Venkataramani,	interconnect	ICSCCN		Networking	
В	transceivers using				
	Delay Locked Loop				
	(DLL)				
S.Kumaravel,	VLSI Implementation	Proceedings of	216 -	Advances in intelligent	2011
B.Venkataramani	of Gm-C filter using	IEEE conference	220	communication systems	
and Aryam	Modified Nauta OTA	RAICS 2011			
Gupta	with double CMOS				
	pair				
J. Manikandan,	Hardware	24th International	250-255	VLSI Design	January,
B.	Implementation of	Conference on		6	2011
Venkataramani,	Real-Time Speech	VLSI Design			
K. Girish, H.	Recognition System	C C			
Karthic, V.	Using TMS320C6713				
Siddharth	DSP				
B.Malarkodi,	Performance	International	1201-	Computer, Electrical, and Systems	Feb 2010
SK.Riyas	evaluation of	Conference on	1204	Science and Engineering	
Hussain,	AOMDV-PAMAC	Computer,			
B.Venkataramani	protocols for adhoc	Electrical, and			
	networks	Systems Science			

[]			T			,
		and Engineering				
		ICCESSE 2010				
B.Malarkodi,	Power Aware MAC	IEEE sponsored	220-224	recent advancements in electrical		
S.Bavadharini,	protocol for wireless	International		sciences		
B.Venkataramani	Adhoc networks	conference on				
		recent				
		advancements in				
		electrical				
		sciences,ICRAES				
		2010				
Malarkodi, B.;	Performance	Proc. Of	81 - 84	Recent Technologies in		
Gopal, P.;	Evaluation of Adhoc	International		Communication and Computing		
Venkataramani,	Networks with	Conference on				
В	Different Multicast	Advances in				
	Routing Protocols and	Recent				
	Mobility Models	Technologies in				
	•	Communication				
		and Computing				
		,ICRAES 2010				
Malarkodi, B.;	Performance	Proc. Of	81-84	Recent Technologies in		
Gopal, P.;	Evaluation of Adhoc	International		Communication and Computing		
Venkataramani,	Networks with	Conference on				
B.	Different Multicast	Advances in				
	Routing Protocols and	Recent				
	Mobility Models	Technologies in				
	-	Communication				
		and Computing,				
		2009				
B.Malarkodi,	A scheduling policy	NETCOM IEEE	83-88	NETCOM	Chennai	
B.Prasanna,	for battery	International				
B.Venkataramni	management in mobile	Conference				
	devices	December 27				
		2009				

S Ramasamy B Venkataramani, , Venkata Subba reddy Sanjay Talekar, S Ramasamy, G Lakshminarayan an, B	A low power tuning scheme for low frequency Continuous time filters A low power 700MSPS 4bit time interleaved SAR ADC in 0.18um CMOS	IEEE Region 10 conference TENCON 2009 Nov 2009 ", IEEE Region 10 conference TENCON2009	23-26 23-26	TENCON	
Venkataramani Manikandan J, B Venkataramani, P Preethi, G Sananda, K V Sadhana	Implementation of a Phoneme Recognition System using Zero- Crossing and Magnitude Sum Function	IEEE Region 10 conference TENCON2009	23-26	TENCON	
Manikandan, J.; Venkataramani, B	Design of a modified one-against-all SVM classifier	IEEE International Conference on Systems, Man and Cybernetics	1869 - 1874		
Malarkodi, B.; Rakesh, P.; Venkataramani, B	Performance Evaluation of On- Demand Multipath Distance Vector Routing Protocol under Different Traffic Models	International Conference on Advances in Recent Technologies in Communication and Computing", International Conference on Advances in Recent Technologies in Communication	77 – 80	Recent Technologies in Communication and Computing	

		and Computing, 2009. ARTCom '09. 27-28 Oct. 2009			
Malarkodi, B.; Gopal, P.; Venkataramani, B	Performance Evaluation of Adhoc Networks with Different Multicast Routing Protocols and Mobility Models	International Conference on Advances in Recent Technologies in Communication and Computing, 2009. ARTCom '09. 27-28 Oct. 2009	81-84	Recent Technologies in Communication and Computing	
Talekar, S.G.; Ramasamy, S.; Lakshminarayan an, G.; Venkataramani, B	500MS/s 4-b time interleaved SAR ADC using novel DAC architecture	Quality Electronic Design, 2009. ASQED 2009. 1st Asia Symposium on 15-16 July 2009		Quality Electronic Design	
Kirankumar, M.Bhaskar, R.Thilagavathy and B.Venkataramani	A Novel Low Power Multilevel Current Mode Interconnect System Ineffective to Supply voltage variations	International Conference on Optoelectronics and Communication Technology ICOICT2009 February 2009		Optoelectronics and Communication Technology	Trivandum
Venkateswaralu, M.Bhaskar and B.Venkataramani	Quasi-resonant interconnects: Programmable data rate implementation	International Conference on Optoelectronics and		Optoelectronics and Communication Technology	Trivandrum

	using active inductor	Communication Technology ICOICT2009 26-27 February 2009			
Ramasamy, S.; Venkataramani, B.; Niranjini, R.; Suganya, K	100KHz-20MHz Programmable Subthreshold G_m-C Low-Pass Filter in 0.18µ-m CMOS,	22nd International Conference on VLSI Design, 2009, 5-9 Jan. 2009	105 – 110	VLSI Design	
Ramasamy, S.; Venkataramani, B.; Meenatchisundar am, P	A low power CMOS voltage reference circuit with subthreshold MOSFETs	International Conference on Electronic Design, 2008. ICED 2008, 1-3 Dec. 2008	1-6	Electronic Design	
Ramasamy, S.; Venkataramani, B.; Meenatchisundar am, P	A low power programmable band gap reference circuit with subthreshold MOSFETs	IEEE Region 10 Conference TENCON 2008, 19-21 Nov. 2008	1 - 6	TENCON	
Ramasamy, S.; Venkataramani, B.; Stalin, S.M.; Venkatachalam	K.Tunable band pass Gm-C filter with switched transconductance cells	IEEE Region 10 Conference TENCON 2008, 19-21 Nov. 2008	1-5	TENCON	
Manikandan, J.; Venkataramani, B	Diminishing learning based SVM classifier with non-linear kernels	International Conference on Electronic Design2008. ICED	1-6	Electronic Design	

		2008. 1-3 Dec. 2008			
Amudha, V.; Venkataramani, B.; Manikandan, J	FPGA implementation of isolated digit recognition system using modified back propagation algorithm	International Conference on Electronic Design, 2008. ICED 2008. 1-3 Dec. 2008	1-6	Electronic Design	
Manikandan, J.; Venkataramani, B.; Avanthi, V	FPGA Implementation of Support Vector Machine Based Isolated Digit Recognition System	22nd International Conference on VLSI Design, 2009, 5-9 Jan. 2009	347-352	VLSI Design	
Manikandan, J.; Venkataramani, B.; Amudha, V.; Arafat, A.Majed; Sahu, Hruday	A novel technique for Support Vector Machine based multi- class classifier	IEEE Region 10 Conference TENCON 2008 19-21 Nov. 2008	1-6	TENCON	
Anusha, G.; Venkateshwarlu, P.; Murugeshwari, P.; Bhaskar, M.; Venkataramani, B.	An input multiplexed current mode transmitter for on-chip global interconnects,	IEEE Region 10 Conference TENCON 2008 19-21 Nov. 2008	1-5	TENCON	
Murugeswari, P.; Anusha, G.; Venkateshwarlu, P.; Bhaskar, M.; Venkataramani, B	A wide band voltage mode sense amplifier receiver for high speed interconnects	IEEE Region 10 Conference TENCON 2008, 19-21 Nov. 2008	1-5	TENCON	

			1-6		
Vireen, V.; Seetharaman, G.; Venkataramani, B	Synthesis techniques for implementation of wave-pipelined circuits in ASICs	International Conference on Electronic Design, 2008		Electronic Design	
Venugopalachar y, N.; Vireen, V.; Seetharaman, G.; Venkataramani	BASIC implementation of self tuned wave-pipelined circuits	International Conference on Electronic Design, 2008	1-6	Electronic Design	
Vireen, V.; Venugopalachar y, N.; Seetharaman, G.; Venkataramani. B	Built in Self Test Based Design of Wave-Pipelined Circuits in ASICs	22nd International Conference on VLSI Design	473 – 478	VLSI Design	
J. Manikandan, B. Venkataramani and M. Jayachandran	Evaluation of Edge Detection Techniques towards Implementation of Automatic Target Recognition	International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007)	441-445	Computational Intelligence and Multimedia Applications	
S. Ramasamy, B. Venkataramani, K. Anbugeetha	VLSI Implementation of a Digitally Tunable Gm-C Filter with Double CMOS Pair	IEEE international conference on VLSI Design, 2008	317-322	VLSI Design	
G. Seetharaman, B. Venkataramani	SOC implementation of wave-pipelined circuits	IEEE international conference on Field Programmable Techology 2007	9-16	Field Programmable Techology	

V.Amudha,	SOC implementation	IEEE international		VLSI Design]
B.Venkataramani	of HMM based	conference on			
.R.Vinoth kumar	speaker independent	VLSI Design			
and S.	isolated digit	8			
Ravishankar	recognition				
V. Amudha, B.	Optimisation	5th WSEAS Int.	94-101	Signal Processing, Computational	
Venkataramani	techniques for the	Conf. on Signal		Geometry & Artificial Vision	
and G.	system on chip	Processing,			
Seetharaman	implementation of	Computational			
	JPEG encoder	Geometry &			
		Artificial Vision,			
		Malta,			
		2005			
G. Seetharaman,	Design and FPGA	WSEAS Int. Conf.	53-60	Signal Processing, Computational	
В.	implementation of	on Signal		Geometry & Artificial Vision	
Venkataramani	lifting scheme for 2D-	Processing,			
and G.	DWT using	Computational			
Lakshminarayan	wavepipelining	Geometry &			
an		Artificial Vision,			
		Malta, September			
		15-17, 2005			
B. Malarkodi, B.	Modified AODV	5th WSEAS Int.	77-84	Signal Processing, Computational	
Venkataramani	protocol for	Conf. on Applied		Geometry & Artificial Vision	
and X.T. Pradeep	prevention of Denial	informatics and			
	of service attacks in	communications,			
	wireless Ad hoc	Malta, September			
	networks	15-17, 2005		P 1 11 1000	
G. Seetharaman,	System on chip	International Asia		Embedded SOC	
B.Venkataramani	implementation of 2D	and South Pacific			
, V. Amudha,	DWT using lifting	Conference on			
Anurag	scheme	Embedded SOCs			

Saundattikar		(ASPICES 2005),			
		July 5-8, 2005,			
G.Lakshminaray	Design and FPGA	Bangalore TENCON 2003,	1015-	TENCON	
anan,	implementation of	Bangalore, Oct 15-	1013-	TENCON	
B.Venkataramani	image block encoders	17, 2003	1017		
, J.Senthil	with 2D-DWT	- ,			
Kumar, A.K.					
Md, Yousuf,					
G.Sriram,					
M.S.Jambunatha					
n G.Lakshminaray	Design and	International Conf.	265-268	Circuits, Control, Communication	
anan,	implementation of	on Circuits,	203-208	and Devices	
B.Venkataramani	FPGA based	Control,			
, M.Sasitharan ,	wavepipelined	Communication			
K.P.Senthil	multiplier	and Devices			
Kumar	accumulators	ICCCD 2000, IIT,			
		Kharagpur, Dec			
		2000			
G.Lakshminaray	Neural Network	IEEE TENCON	33-36	TENCON	
anan, Boby	Controlled Shift	'98, December	55 50		
George, B.	Register Traffic	1998			
Venkataramani	Shaper for ATM				
,A.Ramakalyan	Networks				
B.	An exact model for the	Proc. ICCS-94,	104-108		
Venkataramani,	queuing analysis of	Singapore, 1994			
S.K. Bose, K.R. Srivathsan	MMPP/D/1 queue				
SIIVatiisaii	with non- preemptive priority for				
	applications in ATM				
	networks,				

		TTC C ·	101 100		1
B.	Queue length density	ITC Seminar,	121-128		
Venkataramani,	and busy period	Bangalore, India.			
S.K. Bose, K.R.	distribution of	1993			
Srivathsan	MMPP/D/1 queue				
	with non preemptive				
	priority for use in				
	ATM networks				
S.Kumaravel,	A Novel Fully	VDAT July 7-9			
B.Venkataramani		2011			
, Ajit Randhir,	Cascode Operational				
and Ramakrishna	Transconductance				
Chowtri	Amplifier,				
S.Kumaravel,	Behavioural Analysis	VDAT July 7-9,			
B.Venkataramani	of Clock Jitter Effects	2011			
and Akila M	in Continuous Time				
	Sigma Delta				
	Modulator				
S.Kumaravel,	VLSI Implementation	IEEE RAICS Sep			
B.Venkataramani	of Gm-C filter using	22-24, 2011,			
and Aryam	Modified Nauta OTA	Trivandrum			
Gupta	with double CMOS				
	pair				
N. Sreekanth	Design of high	VLSI design and	120-129		
Babu, S.	performance current	test symposium			
Ramasamy,	steering DAC using	VDAT 2007, Aug			
B.Venkataramani	pattern search	2007, Calcutta,			
	algorithm	India			
S. Ramasamy,	Design and	VLSI design and	105 -113		
B.Venkataramani	implementation of 14	test symposium			
, N. Sreekanth	bit 200Msps current	VDAT 2007, Aug			
Babu	steering DAC using	200, Calcutta,			
	Gm/Id method	India			
V. Amudha,	SOC implementation	VDAT 2006	130-138		

		1	r		1
B.Venkataramani	of the neural network				
, J.Karthick and	based isolated word				
C. Praveen	recognition				
G. Seetharaman,	Design and FPGA	VLSI design and	12-20		
B.	implementation of	test symposium			
Venkataramani	wavepipelined image	VDAT 2005,			
and G.	block encoders using	Bangalore			
Lakshminarayan	2D-DWT	U U			
an					
G. Seetharaman,	Design and FPGA	VLSI Design &	216-220		
B.	implementation of	Test workshop			
Venkataramani	wavepipelined	VDAT04, Mysore			
and	distributed arithmetic				
G.Lakshminaray	based filters				
anan					
G.	Self tuning circuit for	VLSI Design &	93-101		
Lakshminarayan	FPGA based	Test workshop	<i>70</i> 101		
an, B.	wavepipelined	VDAT04, Mysore			
Venkataramani,	multipliers.	· Dillo 1, 11198010			
M. Yousuff	maniphensi				
Shariff, T.					
Rajavelu and M.					
Ramesh					
J.Senthil Kumar,	Design and	National			
G.Sriram,	Implementation of	Conference on			
G.Lakshminaray	FPGA based Fast	VLSI design &			
anan ,	Multipliers with	Testing, PSG			
B.Venkataramani	1	College of			
	& Routing Using	Technology,			
	Structure Organizer	Coimbatore, 21-22			
	Structure Orgunizer	February, 2003			
U. Uma	Performance	National			
Maheswari, H.	evaluation of various	Conference on			
wiancswall, 11.	Cvaluation of various				

			1	1		1	1
Anand, S.	schemes for FPGA	VLSI design &					
Ramasamy,K	implementation of 2D-	Testing, PSG					
Subramanyam,	DWT	College of					
B.Venkataramani		Technology,					
, G.		Coimbatore, 21-22					
Lakshminarayan		February, 2003					
an							
B.Venkataramani	High Performance	CEERI Chennai,					
	DSP circuits using	June 24-25 2002					
	FPGAs", Workshop						
	on 'DSP/FPGA						
	technologies						
M.C.Sundar,	Implementation Of	National workshop	45-50				
A.Senthil	FPGA Based Image	on Computer					
Kumar,	Processing System	Vision, Graphics					
B.Venkataramani	With Lifting Wavelet	and Image					
, M. Bhaskar	Transform	Processing,					
, WI. Dhuskui	Tunstonn	WVGIP 2002,					
		TCE, Madurai					
K.Balaji,	Enhancing the	Texas Instruments					
B.Venkataramani	Performance of the TI	DSPFEST-2001,					
, M.Bhaskar, G.	DSP systems with	Bangalore					
Lakshminarayan	FPGAs	Daligatore					
an	110/15						
B.	Computation of	National	12-16				
Venkataramani,	Queuing delays of a	Communications	12 10				
S.K. Bose, K.R.	non-preemptive	Conf. 1997, I.I.T.,					
Srivathsan	MMPP/D/1 priority	Madras, India,					
Sirvanisali	system	1997					
В.	Queuing analysis of a	National	243-246				
B. Venkataramani,	non-preemptive	Communications	243-240				
,							
S.K. Bose, K.R.	MMPP/D/1/K priority	Conf. 1996, I.I.T.,					
Srivathsan	system	Bombay, India,					

		February 1996		
--	--	---------------	--	--

(C) Books & Monographs

Author(s)	Title of Book/Monograph	Name of	Year of	ISSN/ISBN
		Publishers	Publication	Number
B.Venkataramani, M. Bhaskar	Digital Signal Processors	Tata McGraw-Hill Education	2002	978-0-07- 070256-1
Microprocessors and Peripherals	B.Venkataramani, P.Somaskandan	Tata McGraw-Hill Education	1999	0-07- 463954-4